The interface is localized. Skill descriptions and documents are machine-translated by AI into your language; code, commands, paths and technical terms stay in the original, and the author's document governs.
Explore skills
Design & creative · SKILL.md

assertion-design

assertion-design

SystemVerilog Assertions (SVA) as executable specifications. Use when defining timing requirements, protocol specifications, or formal properties for RTL verification.

Independent GitHub snapshot · Automated classification · Original documentation governs

Skill documentation

GitHub
Loading documentation from the source…
Saved skills